期刊論文 - Tzung-Je Lee
出版年月
|
著作類別 | 著作名稱 | 作者 |
Feb-24 | 期刊論文 | High Efficiency Active Rectifier with Low-power Self-biased Comparator for Low-Frequency Piezoelectric Vibration Energy Harvesting of AUV | 李宗哲,劉育瑋; Tzung-Je Lee, Yu-Wei Liu |
Oct-23 | 期刊論文 | High-Sensitivity PTAT Current Generator Using PTAT and CTAT Current Subtraction Method for Temperature Sensor with Frequency-Output | 李宗哲,屠國勛; Tzung-Je Lee, and Kuo-Hsun Tu |
May-23 | 期刊論文 | A 2xVDD digital output buffer with gate driving stability and non-overlapping signaling control for slew-rate auto-adjustment using 16-nm FinFET CMOS process | 王朝欽,萊斯特,呂紹煒,童凱霖,桑佳藍,李宗哲,樓邦彥,張威銍; C.-C. Wang, L. K. S. Tolentino, S.-W. Lu, O. L. J. A. Jose, R. G. B. Sangalang, T.-J. Lee, P.-Y. Lou, W.-C. Chang |
Nov-22 | 期刊論文 | A 16-nm FinFET 28.8-mW 800-MHz 8-bit All-N-Transistor Logic Carry Look-Ahead Adder | 王朝欽,萊斯特,楊文碩,桑佳藍,童凱霖,李宗哲; C.-C. Wang, O. L. J. A. Jose, W.-S. Yang, R. G. B. Sangalang, L. K. S. Tolentino, and T.-J. Lee |
Sep-22 | 期刊論文 | A 2.71 fJ/conversion-step 10-bit 50 MSPS split-capacitor array SAR ADC for FOG systems | 王朝欽,桑佳藍,吳孟杰,李宗哲,邱逸仁,童凱霖,萊斯特;C.-C. Wang, R. G. B. Sangalang, M.-J. Wu, T.-J. Lee, Y.-J. Chiu, L. K. S. Tolentino, and O. L. J. A. Jose |
Dec-21 | 期刊論文 | An adaptive constant current and voltage mode P&O-based Maximum Power Point Tracking controller IC using 0.5- HV CMOS | 王朝欽,萊斯特,蘇柏愷,童凱霖,桑佳藍,李宗哲; C.-C. Wang, O. L. J. A. Josea, P.-K. Su, L. K. S.Tolentino, R. G. B. Sangalang, J. S. Velascod, and T.-J. Lee |
Sep-21 | 期刊論文 | High-accuracy Impedance Read-out Circuit for BIA-type Biomedical Sensors | 王朝欽,樓邦彥,蔡宗毅,黃義佑,林裕城,李宗哲,陳冠儒; Chua-Chin Wang, Pang-Yen Lou, Tsung-Yi Tsai, I-Yu Huang, Yu-Cheng Lin, Tzung-Je Lee, and Guan-Ru Chen |
Jun-21 | 期刊論文 | 2×VDD 500 MHz Digital Output Buffer with Optimal Driver Transistor Sizing for Slew Rate Self-adjustment and Leakage Reduction Using 28-nm CMOS Process | 王朝欽,樓邦彥,蔡宗毅,周彥佑,李宗哲;Chua-Chin Wang, Pang-Yen Lou, Tsung-Yi Tsai, Yan-You Chou, and Tzung-Je Lee |
Nov-20 | 期刊論文 | A Slew Rate Enhanced 2×VDD I/O Buffer With Precharge Timing Technique | 李宗哲, 黃思維, 王朝欽; Tzung-Je Lee, Ssu-Wei Huang, Chua-Chin Wang |
Feb-19 | 期刊論文 | 500 MHz 90-nm CMOS 2xVDD Digital Output Buffer Immunity to Process and Voltage Variations | 王朝欽,蔡宗毅,鄧裕霖,李宗哲; Chua-Chin Wang, Tsung-Yi Tsai, Yu-Lin Deng, Tzung-Je Lee |
Jan-19 | 期刊論文 | A Slew Rate and Leakage Compensated 2×VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method | 李宗哲,蔡宗毅,林葦,趙汝法,王朝欽; Tzung-Je Lee, Tsung-Yi Tsai, Wei Lin, U-Fat Chio, and Chua-Chin Wang |
Jan-18 | 期刊論文 | Delay-Time-Compensated Peak Detector for Medium-Frequency Band | 李宗哲,蕭瑋志; Tzung-Je Lee, Wei-Chih Hsiao |
Nov-17 | 期刊論文 | A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS Mixed-voltage Output Buffer | 李宗哲,蔡宗毅,林葦,趙汝法,王朝欽; Tzung-Je Lee, Tsung-Yi Tsai, Wei Lin, U-Fat Chio, Member, IEEE, and Chua-Chin Wang |
Jan-17 | 期刊論文 | 2×VDD Output Buffer with 36.4% Slew Rate Improvement Using Leakage Current Compensation | 王朝欽,蔡宗毅,李宗哲,阮開威; Chua-Chin Wang, Tsung-Yi Tsai, Tzung-Je Lee, and Kai-Wei Ruan |
Feb-16 | 期刊論文 | PVT-independent dB-linear Reconfigured Local-feedback Digital Variable Gain Amplifier | 李宗哲, 蕭瑋志; Tzung-Je Lee, Wei-Chih Hsiao |
Apr-15 | 期刊論文 | A ±3.07% frequency variation clock generator implemented using HV CMOS process | Chua-Chin Wang, Deng-Shian Wang, Tzu-Chiao Sung, Yi-Jiw Hsieh, and Tzung-Je Lee |
Jun-14 | 期刊論文 | 9.9V ASK Demodulator Using Differential Shaper For High-impedance Electrode | Tzung-Je Lee |
Feb-14 | 期刊論文 | VCT Protection IC for Li-Ion Battery | Tzung-Je Lee and Wei-Ren Lin |
Feb-10 | 期刊論文 | 1/3 VDD to 3/2 VDD wide-range I/O buffer using 0.35-um 3.3-V CMOS technology | Chi-Chun Huang, Tzung-Je Lee, Wei-Chih Chang, and Chua-Chin Wang* |
Apr-09 | 期刊論文 | Wide-Range 5.0/3.3/1.8 V I/O Buffer Using 0.35-um 3.3-V CMOS Technology | Tzung-Je Lee, Tieh-Yen Chang, and Chua-Chin Wang* |
Mar-09 | 期刊論文 | High-PSR sync separator for TV signals,” Analog Integrated Circuits, Signal Processing | Chua-Chin Wang*, Chia-Hao Hsu, Chi-Chun Huang, Tzung-Je Lee, Chien-Chih Hung, Ya-Hsin Hsueh, and Ron Hu |
Oct-08 | 期刊論文 | A PLL with 30% Jitter Reduction Using Separate Regulators | Tzung-Je Lee, and Chua-Chin Wang* |
May-08 | 期刊論文 | All-MOS ASK Demodulator for Low-Frequency Applications | Tzung-Je Lee, Ching-Li Lee, Yan-Jhih Ciou, Chi-Chun Huang, and Chua-Chin Wang* |
Jan-08 | 期刊論文 | A 570-kbps ASK Demodulator Without External Capacitors for Low Frequency Bio-Implants | Chua-Chin Wang*, Tzung-Je Lee, U Fat Chio, Yu-Tzu Hsiao, and Jia-Jin J. Chen |
Feb-07 | 期刊論文 | Voltage-to-Frequency Converter With High Sensitivity Using All-MOS Voltage Window Comparator | Chua-Chin Wang*, Tzung-Je Lee, Chi-Chen Li, and Ron Hu |
Aug-06 | 期刊論文 | An All-MOS High Linearity Voltage-to-Frequency Converter Chip with 520 KHz/V Sensitivity | Chua-Chin Wang*, Tzung-Je Lee, Chi-Chen Li, and Ron Hu |
Feb-06 | 期刊論文 | High-Sensitivity and High-Mobility Compact DVB-T Receiver for In-Car Entertainment | Chua-Chin Wang*, Tzung-Je Lee, Hoi Kam Lo, Shih-Ping Lin, and Ron Hu |
Dec-05 | 期刊論文 | A Multi-parameter Implantable Microstimulator SOC | Chua-Chin Wang*,Tzung-Je Lee, Yu-Tzu Hsiao, U Fat Chio, Chi-Chun Huang, Jia-Jin J. Chen, and Ya-Hsin Hsueh |
Nov-04 | 期刊論文 | Baseband Design of a Wireless Transceiver for Implantable Neural Interface | Chua-Chin Wang*, Tzung-Je Lee, Ya-Hsin Hsueh, Yu-Tzu Hsiao, and U Fat Chio |
瀏覽數:
分享